![]() |
|||||||
|
|||||||
![]() |
IDT74FST3245SO资料 | |
![]() |
IDT74FST3245SO PDF Download |
File Size : 116 KB
Manufacturer:IDT Description:Target Ready: As a target, this signal will be asserted low when the (slave) device is ready to complete the current data phase transaction. This signal is used in conjunction with the IRDYN signal. Data transaction takes place at the rising edge of PCICLK when both IRDYN and TRDYN are asserted low. As a master, this signal indicates that the target is ready for the data during write operation and with the data during read operation. |
相关型号 | |
◆ Z9036112PSC | |
◆ Z86C6116PSC | |
◆ Z84C3006PEC | |
◆ Z0861505PSC | |
◆ XTR110KP | |
◆ XTR106UA | |
◆ XTR105UA | |
◆ XTR101AP | |
◆ XN4601 | |
◆ XN4501 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:IDT74FST3245SO 厂 家:IDT 封 装:SOP 批 号:00+ 数 量:5225 说 明: |
|||||
运 费:广东省内10元(平邮),广东省外20元(快递) 所在地:深圳市 新旧程度: |
|||||
联系人:黄林锋 |
电 话:0755-82579969,83255343 |
手 机:13714599954, |
QQ:172517499,137550090 |
MSN:zfdz168@hotmail.com |
传 真:0755-82738881 |
EMail:zfdz168@163.com |
公司地址: 深圳市福田区华强北路华强广场B座28楼L室 |