|
|||||||
|
|||||||
|
|
|
|||||||
|
|||||||
|
|
| 74AHC16244ADGGR资料 | |
|
74AHC16244ADGGR PDF Download |
|
File Size : 116 KB
Manufacturer:TI Description:A LOW on both pins initializes the FIFO read and write pointers to the first location of memory and sets the Port B output register to all zeroes. A LOW-to-HIGH transition on RS1 selects the programming method (serial or parallel) and one of three programmable flag default offsets. It also configures Port B for bus size and endian arrangement. Four LOW-to-HIGH transitions of CLKA and four LOW-to- HIGH transitions of CLKB must occur while RS1 is LOW. |
|
| 相关型号 | |
| ◆ Z9036112PSC | |
| ◆ Z86C6116PSC | |
| ◆ Z84C3006PEC | |
| ◆ Z0861505PSC | |
| ◆ XTR110KP | |
| ◆ XTR106UA | |
| ◆ XTR105UA | |
| ◆ XTR101AP | |
| ◆ XN4601 | |
| ◆ XN4501 | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：74AHC16244ADGGR 厂 家：TI 封 装：TSSOP 批 号：01+ 数 量：2315 说 明： |
|||||
|
运 费：广东省内10元(平邮),广东省外20元(快递) 所在地：深圳市 新旧程度： |
|||||
| 联系人：黄林锋 |
| 电 话：0755-82579969,83255343 |
| 手 机：13714599954, |
| QQ：172517499,137550090 |
| MSN：zfdz168@hotmail.com |
| 传 真：0755-82738881 |
| EMail：zfdz168@163.com |
| 公司地址： 深圳市福田区华强北路华强广场B座28楼L室 |
