来源:深圳市正峰和电子商行 发布时间:2009/4/21 19:55:16
浏览点击数:1760
DS92LV8028的产品特征:
·All 8 channels synchronous to one parallel clock rate,
·from 25 to 66 MHz
·Duplicates function of multiple DS92LV1021 and ’1023 10-bit Serializer devices
·Serializes from one to eight 10-bit parallel inputs into data streams with embedded clock
·Eight 5 mA modified Bus LVDS outputs that are capable to drive double terminations
·@Speed Test - PRBS generation to check LVDS transmission path to SCAN921224 or SCAN921260
·On chip filtering for PLL
·740mW typ power dissipation (loaded, PRBS, 66MHz, 3.3V)
·High impedance inputs and outputs on power off
·Single power supply at +3.3V (+/-10%)
·196-pin LBGA package
·JTAG pins reserved for next version of device
·Industrial temperature range operation: -40 to +85 °C
DS92LV8028的技术参数:
Supply Voltage (VCC) −0.3V to +4V
LVCMOS/LVTTL Input Voltage −0.3V to (VCC +0.3V)
Bus LVDS Driver Output Voltage −0.3V to +3.9V
Bus LVDS Output Short Circuit Duration 10ms
Package Thermal Resistance
θJA 196 LBGA: 34°C/W
θJC 196 LBGA: 8°C/W
Storage Temperature −65°C to +150°C
Junction Temperature +125°C
Lead Temperature (Soldering, 10 seconds) +225°C
ESD Rating (HBM) ±3.0kV
Reliability Information Transistor Count: 37.5k
DS92LV8028的产品描述:
The DS92LV8028 integrates eight serializer devices into a single chip. The DS92LV8028 can simultaneously serialize up to eight 10-bit data streams. The 10-bit parallel inputs are LVTTL signal levels. The serialized outputs are LVDS signals with extra drive current for point-to-point and lightly loaded multidrop applications. Each serializer block in the DS92LV8028 operates independently by using strobes from a single shared PLL.
The DS92LV8028 uses a single +3.3V power supply with a typical power dissipation of 740mW (3.3V / PRBS / 66 MHz). Each serializer channel has a unique power down control to further conserve power consumption.
For high-speed LVDS serial data transmission, line quality is essential, thus the DS92LV8028 includes an @SPEED TEST function. Each Serializer channel has the ability internally generated a PRBS data pattern. This pattern is received by specific deserializers (SCAN921224) which have the complement PRBS verification circuit. The deserializer checks the data pattern for bit errors and reports any errors on the test verification pins on the deserializer.
For additional information - please see the Applications Information section in this datasheet.